Embedded Systems Lecture 3.

Hardware Software Architecture and Software Dev. Memory, Clock, GPIOs.

© Lothar Thiele

Computer Engineering and Networks Laboratory

Michele Magno

D-ITET center for project based learning

ETH Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

Source the Slides or adaptation from: Embedded Systems. P. Marwedel

Exams information.

- 2h written exam
 - One in February and one in August.
- They will be 3 main parts.
 - Energy and latency linked with hardware-software interface
 - Real time and scheduling
 - Architecture Synthesis and systems overview.
 - Labs will be not explicitly part of the exam but can help to understand better the questions and perform.
- Exercise
 - By the 31.10 home work with some more exercise will be provided as home work.
 - By end of year more home work will be given for practice before the exam
 - Previous years exams are useful for training
 - Especially last year one.

Do you Remember ?

- Variety of possibility for embedded processing
- CPU has an instruction set.
 - Different architecture according to the bus
- According to the architecture we can run more fast or less fast a task
- Energy is different than power Possible exam exercise!
 - Different architecture for different execution time
 - Frequency affect the time and the energy
 - Parallel processing can affect both
- ARM processors
 - What we will use as commodity platform for the lab?



A recent architecture from ARM – CortexM33.



Cortex®-M33

Cortex®-M33

Cortex®-M4

25

DMIPS/MHz

Seamless architecture across all applications







Remember: Computer Engineering I

Compilation of a C program to machine language program:



Embedded Software Development



HOST

EMBEDDED SYSTEM

Software Development with MSP432 (ES-Lab)



bottom side

Software Development with MSP432 (ES-Lab)



bottom side

Software development is nowadays usually done with the support of an IDE (Integrated Debugger and Editor / Integrated Development Environment)

- edit and build the code
- debug and validate





Linker command file that tells the linker how to allocate memory and to stitch the object files and libraries together. report created by the linker describing where the program and data sections are located in memory.







how to allocate memory and to stitch the object files and libraries together. report created by the linker describing where the program and data sections are located in memory.

Storage

Remember ... ?



MSP432P401R (Last year lab - ES-Lab)



von Neumann or Harvard ? Why?



Storage Registers/SRAM / DRAM / Flash

1

Memory Hierarchies and persistent and volatile memory

- **Processor registers** can be seen as the fastest level in the memory hierarchy, with only a limited capacity of at most a few hundred words.
- The working memory (or main memory) of computer systems implements the storage implied by processor memory addresses. Usually it has a capacity between a few megabytes and some gigabytes and is volatile.
- Hard drive or Flash
 - Persistent



Static Random Access Memory (SRAM)

- Single bit is stored in a bi-stable circuit
- Static Random Access Memory is used for
 - caches
 - register file within the processor core
 - small but fast memories
- Read:
 - 1. Pre-charge all bit-lines to average voltage
 - 2. decode address (n+m bits)
 - 3. select row of cells using 2ⁿ single-bit word lines (WL)

 \overline{BL}

- 4. selected bit-cells drive all bit-lines BL (2^m pairs)
- 5. sense difference between bit-line pairs and read out

• Write:

select row and overwrite bit-lines using strong signals





Dynamic Random Access (DRAM)

Single bit is stored as a charge in a capacitor

- Bit cell loses charge when read, bit cell drains over time
- Slower access than with SRAM due to small storage capacity in comparison to capacity of bit-line.
- Higher density than SRAM (1 vs. 6 transistors per bit)

DRAMs require *periodic refresh* of charge

- Performed by the memory controller
- Refresh interval is tens of ms
- DRAM is unavailable during refresh



DRAM – Typical Access Process



DRAM – Typical Access Process

3. Column Access



4. Data Transfer and Bus Transmission



Flash Memory

Electrically modifiable, non-volatile storage *Principle* of operation:

- Transistor with a second "floating" gate
- Floating gate can trap electrons
- This results in a detectable change in threshold voltage



200 Å

12 V

floating gate

DRAIN

Programming via hot electron injection

0 V

SOURCE

12 V

.....

NAND and NOR Flash Memory



Example: Reading out NAND Flash



Storage Memory Map

1

Available memory:

 The processor used in the lab (MSP432P401R) has built in 256kB flash memory, 64kB SRAM and 32kB ROM (Read Only Memory).

Address space:

- The processor uses 32 bit addresses as all the ARM Cortex-M Microcontrollers. Therefore, the addressable memory space is 4 GByte (= 2³² Byte) as each memory location corresponds to 1 Byte (for other ARM cortex-M4 usually is used 32 bits).
- The address space is used to address the memories (reading and writing), to address the peripheral units, and to have access to debug and trace information (memory mapped microarchitecture).
- The address space is partitioned into zones, each one with a dedicated use. The following is a simplified description to introduce the basic concepts.









Many necessary elements are missing in the sketch below, in particular the configuration of the port (input or output, pull up or pull down resistors for input, drive strength for output). See lab session.

```
""
//declare plout as a pointer to an 8Bit integer
volatile uint8_t* plout;
//PlOUT should point to Port 1 where LED1 is connected
plout = (uint8_t*) 0x40004C02;
//Toggle Bit 0 (Signal to which LED1 is connected)
*plout = *plout ^ 0x01;
```

XOR







Dedicated Registers

Dedicated Registers:

- Program Counter (PC):
 - Points to the next instruction to be read from memory and executed by the CPU.
- Stack Pointer (SP):
 - stack can be used by user to store data for later use (instructions: store by PUSH, retrieve by POP);
 - can be used by user or by compiler for subroutine parameters (PUSH, POP in calling routine; addressed via offset calculation on stack pointer (SP) in called subroutine);
 - used by subroutine calls to store the program counter value for return at subroutine's end (RET).
- Status Register (SR):
 - Stores status, control bits and system flags, updated automatically by the CPU.

General Purpose Registers

- General–Purpose Registers:
 - The general-purpose registers are adequate to store data registers, address pointers, or index values and can be accessed with byte or word instructions.
 - Used to execute arithmetical operations or to read/write memory.



MDB - Memory Data Bus Memory Address Bus - MAB

Example of MCU Architecture



17/10/2022 40 **3 - 40**

- **Fast Clocks** CPU, Communications, Burst Processing
- Low-power RTC, Remote, Battery, Energy Harvesting
- Accurate Stable over %V, Communications, RTC, Sensors
- Failsafe Robust-keeps system running in case of failure
- Cheap ... goes without saying ...

... or some combination of these features?

Is there a single clock in an embedded system?



especially in real time constrain

STM32U5- Block Diagram (ES-LAB)







Six internal clock sources

High-speed internal 16 MHz RC oscillator (HSI16)

Multi-speed internal RC oscillators for system clock and for peripherals kernel clock (MSIS and MSIK)

Low-speed internal 32 kHz RC oscillator (LSI)

High-speed internal 48 MHz RC oscillator (HSI48)

Secure high-speed 48 MHz RC oscillator (SHSI) dedicated to SAES

Two external oscillators

High-speed external 4 to 50 MHz oscillator (HSE) with clock security system

Low-speed external 32.768 kHz oscillator (LSE) with clock security system

Three PLL, each with 3 independent outputs

A phase-locked loop or phase lock loop (PLL) is a control system that generates an output signal whose phase is related to the phase of an input signal.

STL32F4: Simplify Clocks Tree



3 - 45

	MSI (100 kHz to 48 MHz)			HSI16 (16 MHz)
	MSI mode (w/o LSE)		PLL mode (w/ 32.768 kHz LSE)	
Accuracy (typ.)	Over [0 - 85 C]:	+/- 1.55 %	Average accuracy = LSE	Over [0-85 C]: +/- 0.8 %
	Over [1.62 - 3.6 V]: +0.8/-4.5 %		Jitter < 0.25%	Over [1.62 - 3.6 V]: +0.1/-0.2 %
Consumption (typ.)	100 kHz : 0.6 μA 800 kHz : 1.9 μA 1 MHz : 4.7 μA 8 MHz : 18.5 μA 16 MHz : 62 μA 48 MHz : 155 μA			150 µA
Startup time (typ.)	100 kHz : 10 μs 48 MHz: 2.5 μs		5% final frequency : 0.5 ms 1% final frequency : 1.5 ms max	1 µs



Lets see what is out of the MCU! General purpose In/Out pins GPIOs

General Purpose Input Out (GPIO): Theory

Each MCU pin can be used as a General Purpose digital input or output.

General-purpose I/Os (GPIO)

RM0351

Figure 25 shows the input configuration of the I/O port bit.



- Are used to control single pin devices (LEDS, Buttons, etc)
- First Hello World
- Are physically connected to other devices.
- Can have several functions

- Input mode
 - Floating
 - Input wit pull-up/down
 - Analog input mode
- Output mode
 - Push-pull, open drain

LED2 schematic and MCU connection

- Each pin is independent
- Ports (out) and Pins (in) are different!!!

100nF should be place close to the MCU 10pF and 1K should be place close to the button 100nF should be place close to the MCU 10pF and 1K should be place close to the button

UM2839 User manual (ES-LAB)

Figure 3. B-U585I-IOT02A Discovery kit layout (top view)

I/O	Reference	Color	Name	Comment
NRST	B2	Black	RST	System reset
-	B1	Black	BT_RST	Bluetooth [®] module reset
PC13	B3	Blue	USER	User button
-	LD3	Bicolor (red and green)	COM	Blinking when flashing or debugging
-	LD4	Red	STLK_OVC	Red when the current is upper than 500 mA
PH7	LD7	Green	LD7	User LED lights up when PH7 is set to 0.
PH6	LD6	Red	LD6	User LED lights up when PH6 is set to 0.
-	LD5	Green	PWR	Available 5 V
PE13	LD2	Blue	ARD	ARDUINO [®] LED lights up when PE13 is set to 1.
-	LD1	Green	5V_USB	Available VBUS_C

What did you Learn?

- Compilation and deploying code on an embedded system
- Memory is crucial for MCU
 - What are the registers for data but also for instructions
 - Different type and architecture.
- Many clocks in a small device
 - Frequency, latency, energy tradeoffs
- External world
 - GPIO