Embedded Systems Lecture 4.

Hardware Software Architecture.

Interrupts and Serial interfaces.

© Lothar Thiele

Computer Engineering and Networks Laboratory

Michele Magno

D-ITET center for project based learning



Credits: Philipp Mayer, Francesco Conti.



Do you Remember ?

- Memory
 - SRAM, DRAM, Flash
 - Addresses and value
 - Memory map
- Clocks
 - Many clocks
 - Flexibility
 - Energy and latency
- GPIO first peripherals going out.

1

Remember ... ?



MSP432P401R (Last year lab - ES-Lab)



Today class will focus on

- Interrupts
- Input / Output
 - Serial communication
 - SPI
 - I2C
 - UART
- Link with the lab board

MSP432P401R (Last year lab - ES-Lab)



Interrupts

Typical application profile with Embedded systems



•Application phases:

- OFF power is not applied to MCU
- STARTUP INITIALIZATION MCU performs configuration (peripherals, clocks, ...)
- Tperiod
 - INACTIVE MCU is in low power mode to reduce power consumption
 - ACTIVE MCU is in normal mode and performs tasks

From Wikipedia:

A hardware interrupt is an electronic alerting signal sent to the processor from an external device, either a part of the [device, such as an internal peripheral] or an external peripheral.



Polling Are we there yet? Are we there yet?

An engineering example...

Polling Are we there yet? Are we there yet?

Interrupts

Wake me up when we get there...



An engineering example...

Interrupts Help Support Ultra Low Power



- Keep CPU asleep (i.e. in Low Power Mode) while
- Interrupt 'wakes up' CPU when it's required
 - Another way to look at it is that interrupts often cause a program state change
- Often, work can be done by peripherals, letting CPU stay in low power mode (e.g. *Gate Time*)

Waiting for an Event: Button Push



How interrupts can affect system design...

Interrupts

 A way to respond to an external event (i.e., flag being set) without polling

How it works:

- H/W senses flag being set
- Automatically transfers control to s/w that "services" the interrupt
- When done, H/W returns control to wherever it left off

Advantages:

- Transparent to user
- cleaner code
- μC doesn't waste time polling



How do interrupts work?



Foreground / Background Scheduling



System Initialization

- The beginning part of main() is usually dedicated to setting up your system
 Background
- Most systems have an endless loop that runs 'forever' in the background
- In this case, 'Background' implies that it runs at a lower priority than 'Foreground'
- In microcontrollers, the background loop often contains a Low Power Mode command – this sleeps the CPU/System until an interrupt event wakes it up

Foreground

- Interrupt Service Routine (ISR) runs in response to enabled hardware interrupt
- These events may change modes in Background such as waking the CPU out of low-power mode
- ISR's, by default, are not interruptible
- Some processing may be done in ISR, but it's usually best to keep them short

Foreground / Background (States)



The interrupt has a latency cost as everything



ARM Cortex-Mx / Nested Vector Interrupt Controller

The **NVIC** includes the **following** features:

- A large number of **maskable interrupt channels**
- Several programmable priority levels (4 bits of interrupt priority are used)
- Pow-latency exception and interrupt handling (12
 Cycles, can change with architecture !!!)
- Power management control
- Implementation of system control registers



Nested Vector Interrupt Controller



 Nested Interrupt: If an interrupt request (IRQ) with higher priority is raised, it is served first

EXTernal Interrupt (EXTI)

EXTI – Purpose

- We want to configure an external interrupt line.
- An EXTI line is configured to generate an interrupt on each falling edge.
- In the interrupt routine a led connected to a specific GPIO pin is toggled.



EXTI module: from pin to NVIC





Functional Signal Flow



Signal flow/setup for External Interrupt EXTIx, x = 0...15

SYSCFG

remap the memory accessible in the code area manage the external interrupt line connection to the GPIOs.

EXTI

Configure GPIO pin as a digital input

Select the pin as the EXTInsource (in SYSCFG module) Enable interrupt to be requested when a flag is set by the desired event (rising/falling edge)

Clear the pending flag (to ignore any previous events)

NVIC

Enable interrupt: *NVIC_EnableIRQ(IRQn);*

Set priority: NVIC_SetPriority(IRQn, priority);

Clear pending status: *NVIC_ClearPendingIRQ(IRQn);* Initialize counters, pointers, global variables, etc. Enable CPU Interrupts:

Many steps clocked means many clocks to be served

EXTI - Capabilities



- There are 16 EXTI lines connected to GPIOs
- All pins with the same pin number are connected on the same EXTI line (eg. Pin_2 Port A and Pin_2 Port C share the same EXTI2)
- EXTI 16 22 are reserved for RTC, USB etc...

Input and Output

1

Serial Interfaces: Sensors, Display, Radio etc.



Comparison between Parallel and Serial Communication

Parallel interface example





Comparison between Parallel and Serial Communication

Characteristic	Parallel	Serial
Bus line	One line per bit	One line
Sequence	All bits of one word simultaneously	Sequence of bits
Transmission rate	High	Low
Bus length	Short distances	Short and long distances
Cost	High	Low
Critical characteristics	Synchronization between the different bits is demanding	Asynchronous transmission needs start and stop bits Synchronous transmission needs some other synchronization

MCU Interfaces

- Digital, GPIOs
 - Several protocols for inter-chip communication
- Very often, a processor needs to exchange information with other processors or devices. To satisfy various needs, there exists many different communication protocols, such as
 - UART (Universal Asynchronous Receiver-Transmitter)
 - SPI (Serial Peripheral Interface Bus)
 - I2C (Inter-Integrated Circuit)
 - USB (Universal Serial Bus)
- As the principles are similar, we will just explain a representative of an asynchronous protocol (*UART*, no shared clock signal between sender and receiver) and one of a synchronous protocol (*SPI*, shared clock signal).



Remember?

low power CPU

- enabling power to the rest of the system
- battery charging and voltage measurement
- wireless radio (boot and operate)



higher performance CPU

- sensor reading and motor control
- flight control
- telemetry (including the battery voltage)
- additional user development
- USB connection



I²C – Inter-Integrated Circuit Bus



I²C: Inter-Integrated Circuit Bus - 1

- Usually pronounced "I-Squared-C"
- Introduced by Philips (now NXP Semiconductors) in 1982
- Used for communication with external peripherals, for example:
 - EEPROMs
 - thermal sensors
 - real-time clocks
- Also used as a control interface for signal processing devices with separate data interfaces, for example:
 - radio frequency tuners
 - video decoders and encoders
 - audio processors

I²C: Inter-Integrated Circuit Bus - 2

- Three supported speed modes:
 - slow (under 100 Kbps)
 - fast (400 Kbps)
 - high-speed (3.4 Mbps) in I2C v.2.0
- Maximum inter-IC distance of about 3 meters
 - (for moderate speeds, less for high-speed)
- Can support multi-master mode
 - For complex applications
 - Communication is always started by a master, both in single-master and multi-master mode
- Half-duplex synchronous communication scheme
 - the master of the communication generates the clock (SCL) on which data (SDA) is synchronized


I²C: Inter-Integrated Circuit Bus - 3

- Based on two lines:
 - SCL (serial clock)
 - SDA (serial data)



Pull-Up resistors, Pull-Down by open-drain drivers

- Wired-AND: if *any* driver pulls down, the line is low (avoids short circuits)
- Any module on the bus can act as **master**, **slave** or both
 - typical case: MCU is the master, peripherals/sensors are slaves

I²C: Inter-Integrated Circuit Bus - 3

- Based on two lines:
 - SCL (serial clock)
 - SDA (serial data)



Pull-Up resistors, Pull-Down by open-drain drivers

- Wired-AND: if *any* driver pulls down, the line is low (avoids short circuits)
- Any module on the bus can act as **master**, **slave** or both
 - typical case: MCU is the master, peripherals/sensors are slaves



In idle, both SCL and SDA are pulled-up to 1



To start the communication, the **master**: asserts the **start** bit (**SDA** 1→0 transition while **SCL** is **still 1**) then, it starts generating the **SCL** clock except for the start and stop bits, **SDA** transitions *only* when **SCL** is **0**



- 2. The **master** transmits the **slave address**:
 - broadcasted to all devices on the I²C bus
 - used to select the target slave
 - either 7 bits or 10 bits (newer devices 7 bits address space is small!)
 - *in the example, the address is 7'b1000001*



- 3. The **master** transmits a **direction** bit:
 - a **0** for **master** → **slave** (write) transfer
 - a **1** for **slave** → **master** (read) transfer
 - *in the example, suppose a write transfer*



- 4. The **slave** then **acknowledges** reception:
 - by driving SDA to 0
 - if not acknowledged, the transaction must be repeated by the master



- 5. The **master** transmits its data payload:
 - each payload packet is 8 bits
 - there might be more than one packet, depending on application
 - *in the example, data payload is 8'b00110100*



- 6. The **slave** acknowledges reception of the data packet:
 - 1 ack bit every 8 payload bits
 - slave must acknowledge each packet



- 7. At the end of the transfer, the **master** transmits a **stop bit**:
 - first, it sets SDA to 0
 - then it releases SCL (i.e. it lets it go to 1)
 - finally, it releases SDA which also goes to 1



Reads work similarly, but data transfer – ack roles are reversed:

- the slave drives SDA when transmitting the data byte
- the master acknowledges the transfer

Slave can ask for more time to process a bit by **clock stretching**:

drive SCL to 0 if in need of more processing time

Example of **MCU** – **sensor** communication (data acquisition) via I²C bus



I²C – STM32U585xx

∘4 x |²C



STM32U585xx block diagram

@Vaw BKPSRAM (2 Kbylas)

AHB/APB1

https://www.st.com/en/microcontrollers-microprocessors/stm32u585ai.html → Datasheet, page 21

MSv60471V6

VDDA power

@Vao

@V₂₀

I²C – Connected Sensors



I²C – Connected Sensors Schematic









I²C – External Connection



https://www.st.com/en/evaluation-tools/b-u585i-iot02a.html

 \rightarrow Documents \rightarrow UM2839, page 10

I²C – Typical Datasheet - HTS221



Figure 2. Pin configuration (bottom view)



Table 10. SAD + Read/Write patterns						
Command	SAD[6:0]	R/W	SAD+R/W			
Read	1011111	1	10111111 (BFh)			
Write	1011111	0	1011 <mark>1</mark> 110 (BEh)			

Address sometimes hidden in the text.

oWhat happens if I want to use one sensor twice

on th	e bus?	Table 2. Pin description		
Pin n° Name		Function		
1	V _{DD}	Power supply		
2	SCL/SPC	I ² C serial clock (SCL) SPI serial port clock (SPC)		
3	DRDY	Data Ready output signal		
4	SDA/SDI/SDO	I ² C serial data (SDA) 3-wire SPI serial data input /output (SDI/SDO)		
5	GND	Ground		
6	SPI enable	I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled)		

I²C – Typical Datasheet - HTS221

	Table 15. Register address map							
		Default (hex)	Register address (hex)	Туре	Name			
		Do not modify	00-0E		Reserved			
This	Y	BC	0F	R	WHO_AM_I			
1110	ר <mark>ו</mark>	1B	10	R/W	AV_CONF			
		Do not modify	11-1C		Reserved			
Co		0	20	R/W	CTRL_REG1			
		0	21	R/W	CTRL_REG2			
		0	22	R/W	CTRL_REG3			
		Do not modify	23-26		Reserved			
		0	27	R	STATUS_REG			
		Output	28	R	HUMIDITY_OUT_L			
Da		Output	29	R	HUMIDITY_OUT_H			
		Output	2A	R	TEMP_OUT_L			
]]	Output	2B	R	TEMP_OUT_H			
		Do not modify	2C-2F		Reserved			
libration	ିCa	Do not modify	30-3F	R/W	CALIB_0F			

Table 15 Perieter address man

WHO_AM_I (0Fh) Device identification 7 6 5 3 2 0 4 1 1 0 1 1 1 1 0 0 This read-only register contains the device identifier, set to BCh

Configuration

7.9

7.10

Data

TEMP_OUT_L (2Ah)

Temperature data (LSB)

7	6	5	4	-3	2	1	0
TOUT7	TOUT6	TOUT5	TOUT4	TOUT3	TOUT2	TOUT1	TOUTO
[[7:0] [10017 - 10010: Temperature data LSB (see TEMPERATURE_001_H)							

TEMP_OUT_H (2Bh)

Temperature data (MSB)

	15	14	13	12	11	10	9	8		
ĺ	TOUT15	TOUT14	TOUT13	TOUT12	TOUT11	TOUT10	TOUT9	TOUT8		
ſ	[15:8] TOUT15	TOUT15 - TOUT8: Temperature data MSB.							

Temperature data are expressed as TEMP_OUT_H & TEMP_OUT_L as 2's complement numbers.

SPI – Serial Peripherals Interface



SPI: Serial Peripheral Interface - 1

NXP – Qualcomm (almost) - NXP

- Introduced by Motorola (now Freescale Semiconductors) for the MC68HCxx line of microcontrollers
- Use cases are generally similar to I2C
- Generally faster than I2C (up to several Mbit/s)
 - Short-distance (i.e. on printed circuit boards)
- Single-master, multiple slave
 - needs one chip select per slave device (no broadcast addressing)
- Full-duplex synchronous communication scheme
 - master drives the clock (SCLK or SCK)
 - clock polarity (i.e. write/read edges) and phase depend on specific application!

SPI: Serial Peripheral Interface - 2

- Based on two data and two control lines:
 - MISO (master-in, slave-out data)
 - MOSI (master-out, slave-in data)
 - SCK (clock)
 - CSN (chip select, one per slave usually active low)
- Names are not standard, beware! Some possible alternatives:
 - SDI (SPI data in) instead of MISO
 - SDO (SPI data out) instead of MOSI
 - SCLK, CLK, SPC, ... instead of SCK
 - CS, SS (slave select), SSN (slave select, active low) ... instead of CSN



SPI: Serial Peripheral Interface - 3

- Full-duplex transfer: data is streamed between master and slave shift-registers / FIFO buffers:
 - the master pushes the content of its buffer to the slave via MOSI
 - the slave pushes the content of its buffer to the master via MISO
- Processing / sensing / ... happens in between (dashed line)



- Four operating modes, varying by clock polarity (CPOL) and phase (CPHA):
 - polarity sets the initial value of the SPI clock signal
 - phase defines the edge at which MOSI is switched and the one at which MISO is sampled



- Four operating modes, varying by clock polarity (CPOL) and phase (CPHA):
 - polarity sets the initial value of the SPI clock signal
 - phase defines the edge at which MOSI is switched and the one at which MISO is sampled



- Four operating modes, varying by clock polarity (CPOL) and phase (CPHA):
 - polarity sets the initial value of the SPI clock signal
 - phase defines the edge at which MOSI is switched and the one at which MISO is sampled



- Four operating modes, varying by clock polarity (CPOL) and phase (CPHA):
 - polarity sets the initial value of the SPI clock signal
 - phase defines the edge at which MOSI is switched and the one at which MISO is sampled



- Master completely in charge of transfer
 - no ack, no clock stretching contrarily to I2C
- More complex behavior than simple data streaming can be mapped on top of SPI protocol



SPI – STM32U585xx

∘3 x SPI ∘1 x SPI with dual OCTOSPI



STM32U585xx block diagram



<u>https://www.st.com/en/microcontrollers-microprocessors/stm32u585ai.html</u> → Datasheet, page 21

SPI – Connected Sensors

12-Mbit Octo-SPI Flash MX25LM51245GXDI005 OCTOSPI2

Wifi Module

• EMW3080

SPI2



SPI2 @ 3V3
OCTOSPI1 @ 3V3
OCTOSPI2 @ 3V3

12-Mbit Octo-SPI RAM APS6408L-30B-BA Octo-SPI

SPI – Connected Modules and Memory



SPI – External Connection



https://www.st.com/en/evaluation-tools/b-u585i-iot02a.html

 \rightarrow Documents \rightarrow UM2839, page 10



SPI vs I²C

For **point-to-point**, SPI is simple and efficient

Less overhead than I²C due to **lack of addressing**, plus SPI is **full-duplex**.

For multiple slaves, each slave needs **separate slave select** signal

SPI requires more effort and more hardware than I²C

Quad-SPI also exists

4x the bandwidth, often used by Flash drives





UART - Universal Asynchronous Receiver-Transmitter



UART - 1

- Stands for Universal Asynchronous Receiver-Transmitter
 - sometimes also found as USART (Universal Synchronous-Asynchronous Receiver Transmitter)
- Used to interface MCUs with other computing devices:
 - Communication with other processors, a PC (e.g. a serial terminal)
 - Used to interface the microcontroller with others transmission bus as: RS232, RS485, USB, CAN BUS, KNX, LonWorks ecc.
 - Used to connect MCUs with modems and transceivers as telephone modems, Bluetooth, Wi-Fi, GSM/GPRS/HDPSA

Software Development with STM32U585xx (ES-Lab)



bottom side
UART - 2

- Essentially a parallel2serial (TX), serial2parallel (RX) converter couple
 - e.g. using shift registers for P2S conversion
- Asynchronous: no common clock shared
 - Each device has its own local clock, typically running faster than the bit rate (e.g. 8x faster)
 - The phase of the receiver clock is locked onto the edge of the transmitted data



- Highly configurable
 - parity / no parity
 - data framing (e.g number of stop bits, number of payload bits)
 - simplex, full-duplex or half-duplex

UART - 2

- Essentially a parallel2serial (TX), serial2parallel (RX) converter couple
 - e.g. using shift registers for P2S conversion
- Asynchronous: no common clock shared
 - Each device has its own local clock, typically running faster than the bit rate (e.g. 8x faster)
 - The phase of the receiver clock is locked onto the edge of the transmitted data



- Highly configurable
 - parity / no parity
 - data framing (e.g number of stop bits, number of payload bits)
 - simplex, full-duplex or half-duplex

UART: "baud rate" vs "bit rate"

- UART communication speed is defined by its symbol rate measured in baud:
 - 1 baud = 1 symbol per second
 - in UART, a symbol has two values (0/1) -> 1 bit
 - this number includes both data payload and protocol bits (e.g. parity, framing) – this number is also called "physical" or "gross" bit rate
- This can cause some confusion
 - Some people use "bit rate" for UART when referring only to payload bits
 - In some devices (e.g. modems) one symbol
 - might correspond to more bits -> baud rate is not the same as gross bit rate
 - Bottom line: to be 100% clear, always talk of baud rate when referring to UART, and remember that in UART 1 symbol = 1 bit

Gross bit rate [edit]

In digital communication systems, the physical layer gross bitrate,^[5] raw bitrate,^[6] data signaling rate,^[7] gross data transfer rate^[8] or uncoded transmission rate^[6] (sometimes written as a variable $R_b^{[5][6]}$ or $f_b^{[9]}$) is the total number of physically transferred bits per second over a communication link, including useful data as well as protocol overhead.

In case of serial communications, the gross bit rate is related to the bit transmission time T_b as:

$$R_b=rac{1}{T_b},$$

The gross bit rate is related to the symbol rate or modulation rate, which is expressed in bauds or symbols per second. However, the gross bit rate and the baud value are equal *only* when there are only two levels per symbol, representing 0 and 1, meaning that each symbol of a data transmission system carries exactly one bit of data; for example, this is not the case for modern modulation systems used in modems and LAN equipment.^[10]

Ref. Wikipedia "Bit rate" page

In idle, the transmission line is driven to 1



- The transfer begins with a start bit:
 - the transmission line is driven to 0



- Then, a symbol of 5 to 9 bits is transmitted:
 - most often, 8 bits (1 ASCII character)
 - the symbol size is defined by the application and known a-priori with respect to the communication



- One of the data bits can be used for parity:
 - odd parity

even parity

in this case, 4-8 bits can be used for data

0 in the parity bit and there is an even number of 1's in the data bits. T



- Finally, 1-2 stop bits:
 - Transmission line brought back to 1
 - 1 or 2 stop bits depending on application



UART: Handshake

- The UART protocol can also include a handshake:
- request-to-send (RTS) signal from the MCU to the device means that the MCU can accept new data
- clear-to-send (CTS) signal from the device to the MCU means that the device can send new data
- signals have dual meaning if seen from the other point of view
- exchange happens when CTS and RTS are both asserted



UART

- The receiver runs an *internal clock* whose frequency is an exact multiple of the expected bit rate.
- When a *Start bit* is detected, a counter begins to count clock cycles e.g. 8 cycles until the midpoint of the anticipated Start bit is reached.
- The clock counter counts a further 16 cycles, to the middle of the first *Data bit*, and so on until the *Stop bit*.



Transmission Rate



Clock subsampling:

 The clock subsampling block is complex, as one tries to match a large set of transmission rates with a fixed input frequency.

Clock Source:

• USART_PCLK in the lab is then dived to have the baud rate generator

Example:

Will be done in the LAB!

https://www.st.com/en/microcontrollers-microprocessors/stm32u585ai.html

→ Reference Manual RM0456, page 2258

Memory-Mapped Device Access



- *Configuration of Transmitter and Receiver must match*; otherwise, they can not communicate.
- Examples of configuration parameters:
 - transmission rate (baud rate, i.e., symbols/s)
 - LSB or MSB first
 - number of bits per packet
 - parity bit
 - number of stop bits
 - interrupt-based communication
 - clock source

buffer for received bits and bits that should be transmitted

https://www.st.com/en/microcontrollers-microprocessors/stm32u585ai.html

→ Reference Manual RM0456, page 2337

Bits 31:9 Reserved, must be kept at reset value

in our case: bit/s

Software Interface

Part of C program that *prints one byte to a UART* terminal on the host PC:



SPI – STM32U585xx

∘3 x SPI ∘1 x SPI with dual OCTOSPI



STM32U585xx block diagram



<u>https://www.st.com/en/microcontrollers-microprocessors/stm32u585ai.html</u> → Datasheet, page 21

UART – STM32U5



https://www.st.com/en/microcontrollers-microprocessors/stm32u585ai.html

UART – STM32U585xx

USART modes/features ⁽¹⁾	USART1/2/3	UART4/5	LPUART1				
Hardware flow control for modem	Х	Х	Х				
Continuous communication using DMA	Х	Х	Х				
Multiprocessor communication	Х	х	Х				
Synchronous mode (master/slave)	Х	-					
Smartcard mode	Х	-	-				
Single-wire half-duplex communication	Х	Х	Х				
IrDA SIR ENDEC block	Х	Х	-				
LIN mode	Х	х	-				
Dual-clock domain and wakeup from Stop mode	X ⁽²⁾	X ⁽²⁾	X ⁽³⁾				
Receiver timeout interrupt	Х	х	-				
Modbus communication	Х	х	-				
Auto-baud rate detection	Х	Х	-				
Driver enable	Х	Х	Х				
USART data length	7, 8 and 9 bits						
Tx/Rx FIFO	Х	Х	Х				
Tx/Rx FIFO size	8 bytes						
Autonomous mode	Х	Х	Х				

Table 22. USART, UART and LPUART features

Table 72. Typical dynamic current consumption of peripherals (continued)												
		LDO			SMPS							
Bus	Peripheral	Range1	Range2	Range3	Range4	Stop 1 Stop 2	Range1	Range2	Range3	Range4	Stop 1 Stop 2	Unit
	USART1	2.38	2.16	1.96	1.76	-	1.14	0.97	0.81	0.62	-]
_	USART1 indep ⁽¹⁾	4.48	4.09	3.71	3.35	-	2.17	1.84	1.54	1.19	-	
	LPUART1	1.18	1.07	0.97	0.87	0.88	0.57	0.48	0.41	0.31	0.31	
	LPUART1 indep(1)	1.96	1.78	1.62	1.45	1.46	0.95	0.80	0.67	0.52	0.52	
	UART4	1.86	1.70	1.54	1.39	-	0.90	0.76	0.64	0.50	-	
	UART4 indep ⁽¹⁾	3.47	3.17	2.87	2.60	-	1.68	1.42	1.19	0.93	-	
	UART5	1.93	1.76	1.60	1.44	-	0.94	0.79	0.66	0.51	-	μA/
	UART5 indep ⁽¹⁾	3.57	3.25	2.95	2.67	-	1.72	1.46	1.23	0.95	-	MHz
	UCPD1	1.60	1.46	1.33	1.17	-	0.78	0.66	0.55	0.43	-	
	USART2	5.53	5.04	4.57	4.12	-	2.67	2.26	1.91	1.46	-	
	USART2 Indep ⁽¹⁾	3.57	3.24	2.95	2.65	-	1.72	1.46	1.22	0.94	-	
	USART3	2.10	1.91	1.73	1.57	-	1.02	0.86	0.72	0.56	-	
	USART3 indep ⁽¹⁾	4.24	3.86	3.5	3.17	-	2.05	1.73	1.45	1.12	-	

1. X = supported.

2. Wakeup supported from Stop 0 and Stop 1 modes.

3. Wakeup supported from Stop 0, Stop 1 and Stop 2 modes.

<u>https://www.st.com/en/microcontrollers-microprocessors/stm32u585ai.html</u> → Datasheet, page 84

UART – Connected Modules

DEBUGING CONNECTION ST-LINK UART1



Bluetooth Module STM32WB5MMGH6TR UART4

UART – Connected Module





UART – External Connection



 \rightarrow Documents \rightarrow UM2839, page 10

The next-generation: I3C example

- An evolution of I2C proposed by the MIPI alliance (2016/7)
- Designed to fit applications currently using I2C, SPI, UART
- Many operating modes, I2C backwardcompatibility also supported
 - without some of the most «exotic» features such as SCL stretching
 - supporting also (mainly) push-pull drivers
- Targets high data rate and energy efficiency



What did you Learn?

- Interrupts are crucial for
 - Work in parallel
 - Duty cycling
 - Energy Efficiency
- External world Interface
 - Serial ports
 - SPI
 - I2C
 - UART
- This is today used in real embedded systems